


8815 DUAL 4-INPUT NOR GATE 8875 TRIPLE 3-INPUT NOR GATE 8885 QUAD 2-INPUT NOR GATE

The 8815, 8875 and 8885 gates perform the logic NOR function for positive logic (the logic "ONE" is assigned to the highest voltage level) and complement the NAND gate elements 8816, 8870 and 8880.

These gates are all designed for high speed application while maintaining high fan-out and noise margin.

The parallel transistor structure forms the NOR function. All unused inputs must be tied to ground. The output arrangement is basically the same as the NAND implementation providing low impedance for both logic levels.

BASIC CIRCUIT SCHEMATIC



ELECTRICAL CHARACTERISTICS (NOTES: 1, 2, 3, 4, 5, 6, 13)

ACCEPTANCE		LIMITS				TEST CONDITIONS						
TEST SUB-GROUP	CHARACTERISTIC	MIN.	TYP.	MAX.	UNITS	TEMP. S8815 S8875 S8885	TEMP. N8815 N8875 N8885	v _{cc}	DRIVEN INPUT	OTHER INPUTS	OUTPUTS	NOTES
A-5 A-3 A-4	"I" OUTPUT VOLTAGE	2.6 2.8 2.6	,		v v v	-55°C +25°C +125°C	0°C +25°C +75°C	4.75V 5.0V 4.75V	0.8V 0.8V 0.8V	0.8V 0.8V 0.8V	-500µA -500µA -500µA	8 8 8
A-5 A-3 A-4	"0" OUTPUT VOLTAGE			0.4 0.4 0.4	v v v	-55°C +25°C +125°C	0°C +25°C +75°C	4.75V 5.0V 4.75V	2.0V 2.0V 2.0V	ov ov ov	16mA 16mA 16mA	9 9 9
C-1 A-3 C-1	"0" INPUT CURRENT	-0.1 -0.1 -0.1		-1.6 -1.6 -1.6	mA mA mA	-55°C +25°C +125°C	0°C +25°C +75°C	5.25V 5.25V 5.25V	0.4V 0.4V 0.4V			
A-4	"1" INPUT CURRENT	1		25	μΑ	+125°C	+75°C	5.0V	4.5V			
A-6	TURN-ON DELAY		8.0	13	ns	+25°C	+25°C	5.0V			D.C.F.O. = 20	10,14
A-6	TURN-OFF DELAY		10	13	ns	+25°C	+25°C	5.0V			D.C.F.O. = 20	10,14
C-2	OUTPUT FALL TIME			50	ns	-55°C	0°C	4.75V			A.C.F.O. = 6	11,14
C-2	INPUT CAPACITANCE			. 3.0	pf	+25°C	+25°C	5.0V	2.0 _I V			7
A-2	POWER CONSUMPTION (Per Gate) 8815 "1" 8875 "1" 8885 "1" 8815 "0" 8875 "0" 8885 "0"			35.6 27.1 17.8 49.7 43.7 37.3	mW mW mW mW mW	+25°C +25°C +25°C +25°C +25°C +25°C	+25°C +25°C +25°C +25°C +25°C +25°C	5.25V 5.25V 5.25V 5.25V 5.25V 5.25V 5.25V	0V 0V 0V	ov ov ov		
C-1	INPUT LATCH VOLTAGE RATING	5.6			· v	+25°C	+25°C	5.0V	10mA			12
A-2	OUTPUT SHORT CIRCUIT CURRENT	-20		-70	mA	+25°C	+25°C	5.0V	0v	0V	ov	

NOTES:

- All voltage and capacitance measurements are referenced to the ground terminal. Terminals not specifically referenced are left electrically open. All measurements are taken with ground pin tied to zero volts. Positive current flow is defined as into the terminal referenced. Positive NAND Logic definition: "UP" Level = "1", "DOWN" Level = "0". Precautionary measures should be taken to ensure current limiting in accordance with Absolute Maximum Ratings should the isolation diodes become forward biased. Measurements apply to each gate element independently. Capacitance as measured on Boonton Electronic Corporation Model 75A-S8 Capacitance Bridge or equivalent. $f=1 \mathrm{MHz}, \mathrm{V_{3C}} = 25 \mathrm{mV_{TRS}}$. All pins not specifically referenced are tied to guard for capacitance tests. Output pins are left open.
- Output source current is supplied through a resistor to ground.
- 9. Output sink current is supplied through a resistor to $\ensuremath{V_{\text{CC}}}$
- 10. One DC fan-out is defined as 0.8mA.
- 11. One AC fan-out is defined as 50pf.
- This test guarantees operation free of input latch-up over the specified operating supply voltage range.
- Manufacturer reserves the right to make design and process changes and im-provements.
- 14. Detailed test conditions for AC testing are in Section 3.

